Home Your Account FAQ Topics Content Submit News Top 10
  Login/Create an Account    


Amiga600_FPGA.gif Amiga FPGA Accelerator
· Introduction
· Pictures
· Voltage Level Translation
· Sharing ideas
· Who helped?New content !
· Apollo-team chat

Amiga600_FPGA.gif Vampire 600 V1
tree-L2.gif About
tree-T.gif Schematics
tree-T.gif Core
tree-L.gif Soldering
· Terms of service
· Ordering
· Core upload
· Vampire 600 map
· All News

Amiga600_FPGA.gif Vampire 600 V2

Amiga600_FPGA.gif Vampire 1200
· All News

Amiga_Ball.gif Amiga Talk Talk
· Amiga 1200 Coldfire
· Talk regarding A608
· Amiga PPC

icon_members.gif Amiga Repair
· Amiga 600 restoration
· Mouse repair
· Cold solder joint
· Amiga 600 repair
· Keyboard repair

favoritos.gif Amiga Tutorials
· Install WB from WinUAE
· Play HAM Video

som_themes.gif Amiga Testings
· Amiga 600 plays video
icon_community.gif Forum
nuke.gif Downloads
home.gif Web Hosting
som_downloads.gif Web links


Only registered users can shout. Please login or create an account.

Vampire 600 V1: First testings on new PCB
Posted on Monday, August 20 2012 @ 13:45:14 UTC by majsta

PCB's are received and one assembled for testings. Since I had only one partly functional A600 board I have done only testings regarding disabling original CPU and accelerator board was started and if you look at the logic analyzer you can see that TG68 core is started but since motherboard was not completely functional I was unable to do more. Now I m waiting for logic probes and package of different PLCC sockets so I can investigate rest of chips on motherboard to find out which one is broken.

Changes regarding this PCB version.
1. New Voltage Level Translators used, now I have complete, total CMOS to LVCMOS and now vice verse, I replaced 5V I/O tolerant devices with dual voltage drivers.
2. Included MicroSD socket.
3. RESET signal separated into RESET_A(input to FPGA) and RESET_B(output from FPGA) because RESET is bidirectional signal.
4. HALT signal also separated into HALT_A(input to FPGA) and HALT_B(output to FPGA) so FPGA sends low state to MC68K usind HALT_B tristating Data and Address bus of original CPU. In the same time FPGA is able to receive HALT_A to confirm that operation is successful.
5. For disabling old CPU 2-wire arbitration is used. FPGA sends low active state using BR receiving low active state BG from MC68K. BGACK is ignored here but left as output signal from FPGA if needed for 3-wire bus arbitration.
6. R/W signal is working and according to that Voltage Level Translators dedicated to bidirectional Data Bus are changing direction of input and output side.

1. I don't have any single one working A600 motherboard because I destroy 7 of them in process of learning.
2. I need to repair those or buy new one and that's take money and time, time I have but no money but I m shore that I will overcome this.
Again thank you all for money or hardware donations and check other pictures in Read More, Pictures, Files... section on this Info.

Sponsored links

Related Links
· More about Amiga FPGA accelerator
· News by majsta

Most read story about Amiga FPGA accelerator:

Article Rating
Average Score: 0
Votes: 0

Please take a second and vote for this article:

Very Good


 Printer Friendly Page  Printer Friendly Page

 Send to a Friend  Send to a Friend

Sorry, Comments are not available for this article.
Web site powered by PHP-Nuke

All logos and trademarks in this site are property of their respective owner. The comments are property of their posters, all the rest
You can syndicate our news using the file backend.php or ultramode.txt
Web site engine's code is Copyright © 2003 by PHP-Nuke. All Rights Reserved. PHP-Nuke is Free Software released under the GNU/GPL license.
Page Generation: 0.301 Seconds